High-speed DAC paper featured in IEEE SSCS Editors-in-Chief Quarterly Spotlight

26-06-2026

Our paper, titled "A 7-bit 150-GSa/s DAC in 5-nm FinFET CMOS", by Bart Moeneclaey, Joris Lambrecht , Angelo Parisi , Joris Van Kerrebrouck, Gertjan Coudyzer , Anirudh Kankuppe, Xin Yin, Ewout Martens , Jan Craninckx , and Peter Ossieur was featured in the latest IEEE SSCS Editors-in-Chief Quarterly Spotlight. In addition, a recent IEEE Solid-State Circuits Society LinkedIn post described the work as a “masterclass in pushing silicon limits,” highlighting the achievement of operating at an impressive 150 GSa/s.

Want to know more?
Visit our team page and learn more about team DESIGN.
DESIGN
Copyright © 2026 IDLab. All rights reserved.